

Patent claims

1. An electrical diagnostic circuit for the testing and/or the diagnostic analysis of an integrated circuit having the following features:
 - a plurality of external inputs (E_n) for receiving digital values,
 - a plurality of essentially similar, series-connected switching units having the following features:
 - each switching unit is connected to in each case one external input (E_n) for receiving a test signal of an integrated circuit (14),
 - each switching unit in each case has an internal input for an input signal from a switching unit arranged upstream or downstream,
 - the switching units are constructed to be controllable in such a manner that an input signal present at the internal input of a switching unit, in dependence on a control signal (c_n) of the switching unit,
 - are forwarded either unchanged to the internal input of the switching unit in each case arranged downstream or to the circuit output and/or are fed back to an internal input of a switching unit arranged upstream,
 - or are combined with the test signal in each case present at the external input (E_n) and the combination value determined from this combination is forwarded to the internal input of the switching unit in each case arranged downstream or to the circuit output and/or is fed back to the internal input of a switching unit arranged upstream,
 - 35 - a circuit output (116) for outputting an output value.

2. The electrical diagnostic circuit as claimed in claim 1, characterized in that each switching unit has

one gate each, particularly an exclusive OR gate (XOR_n), one multiplexer each (MUX_n) and one storage unit each (D_n).

5 3. The electrical diagnostic circuit as claimed in
claim 2, characterized in that each external input (E_n)
leads to one input each of the exclusive OR gate
(XOR_n), each internal input leading to one external
input each of the multiplexer arranged downstream
10 (MUX_n) and, in parallel, to one second input each of
the associated exclusive OR gate (XOR_n), each output of
the exclusive OR gate (XOR_n) leading to one second
input each of the multiplexer (MUX_n) and each output of
the multiplexer (MUX_n) leading to one input each of the
15 storage element (D_n), the output of which represents
the output of the switching unit.

4. The electrical diagnostic circuit as claimed in
claim 2 or 3, characterized in that the internal input
20 of at least one switching unit, in dependence on the
control signal (c_n) of the switching unit, is connected
to the first input of the multiplexer (MUX_n) or to the
second input of the exclusive OR gate (XOR_n).

25 5. The electrical diagnostic circuit as claimed in
one of claims 1 to 4, characterized in that the
electrical diagnostic circuit (10 - 13, 15, 16) has a
controllable feedback unit (115, 214, 314), connected
to the circuit output (116), which is constructed in
30 such a manner that the output value is fed back to at
least one internal input of a switching unit.

6. The electrical diagnostic circuit as claimed in
claim 5, characterized in that the feedback unit (115,
35 214, 314) is present as a controllable gate (115, 214,
314), particularly as a controllable AND gate (115,
214, 314) and has a control signal input (123, 223,
313), the controllable gate (115, 214, 314) being
constructed in such a manner that the output value is

be fed back to at least one internal input of a switching unit if a predetermined value is present at the control signal input (123, 223, 313).

5 7. The electrical diagnostic circuit as claimed in claim 5 or 6, characterized in that the switching units of the electrical diagnostic circuit (10 - 13, 15, 16) in each case have at least two, particularly series-connected storage units ($D_1, D'_1; \dots; D_n, D'_n$), the 10 output of the last storage unit (D'_1, \dots, D'_n) in each case of each switching unit forming the output of the relevant switching unit.

8. The electrical diagnostic circuit as claimed in 15 one of claims 5 to 7, characterized in that at least one further storage unit (D_1, \dots, D_n), not belonging to a switching unit, is provided which is connected to the output of a switching unit of the electrical diagnostic circuit (10 - 13, 15, 16).

20 9. The electrical diagnostic circuit as claimed in one of claims 5 to 8, characterized in that the feedback unit (214, 314) has an OR gate ($XOR'_1, 315$), particularly an exclusive OR gate ($XOR'_1, 315$), one 25 input of the controllable gate (214, 314) being connected to the output of the OR gate ($XOR'_1, 315$) and the inputs of the OR gate ($XOR'_1, 315$) being formed by at least two feedback lines (220 - 222; 324 - 325; 620 - 622) which in each case branch off after at least 30 one switching unit and/or after in each case one storage unit ($D_1, D'_1; \dots; D_n, D'_n; D'_{n+1}; \dots; D'_r$).

10. The electrical diagnostic circuit as claimed in one of claims 5 to 9, characterized in that the 35 feedback unit (115) has a further controllable gate (125), particularly a controllable AND gate (125), a controllable OR gate, a controllable NAND gate or a controllable NOR gate, the inputs of the further controllable gate (125) being formed by a further

control signal input (124) and by the output of the last switching unit, and the output of the further controllable gate (125) forming the circuit output (116).

5

11. The electrical diagnostic circuit as claimed in one of claims 5 to 10, characterized in that at least one further gate (XOR'3), particularly an exclusive OR gate (XOR'3) is provided which is in each case located 10 between switching units arranged in series, the output value present at the circuit output (116) being conducted to an input of this further gate (XOR'3).

12. The electrical diagnostic circuit as claimed in 15 claim 1, characterized in that the first switching unit has an AND gate (44) and a storage unit (D₁) and in that all further switching units have one gate each (XOR₂ - XOR_n), particularly an exclusive OR gate (XOR₂ - XOR_n), one multiplexer each (MUX₂ - MUX_n) and 20 one storage unit each (D₂ - D_n).

13. The electrical diagnostic circuit as claimed in claim 12, characterized in that the first external input (E₁) leads to the first input of the AND gate 25 (44) and a control line (416) leads to the second input of the AND gate (44), the output of the AND gate (44) leading to the storage unit (D₁), the output of which represents the output of the first switching unit, and in that each further external input (E₂ - E_n) in each 30 case leads to one input of the in each case associated exclusive OR gate (XOR₂ - XOR_n), each internal input of the switching units in each case leading to a first input of the downstream multiplexer (MUX₂ - MUX_n) and, in parallel, to a second input of the respective 35 exclusive OR gate (XOR₂ - XOR_n), each output of an exclusive OR gate (XOR₂ - XOR_n) in each case leading to a second input of the downstream multiplexer (MUX₂ - MUX_n) and each output of the multiplexer (MUX₂ - MUX_n) in each case leading to an input of the

downstream storage element ($D_2 - D_n$), the output of which represents the output of the switching unit.

14. The electrical diagnostic circuit as claimed in
5 claim 13, characterized in that for all switching units
except the first switching unit, the internal input is
connected to the first input of the multiplexer
($MUX_2 - MUX_n$) and to the second input of the exclusive
OR gate ($XOR_2 - XOR_n$).

10

15. The electrical diagnostic circuit as claimed in
one of claims 12 to 14, characterized in that the
output (116) of the last switching unit is connected to
a shift register with linear feedback.

15

16. The electrical diagnostic circuit as claimed in
claim 15, characterized in that the shift register with
linear feedback has an exclusive OR gate (415), a
number of series-connected storage elements
20 (D'_1, \dots, D'_m) and at least one feedback line (427,
428), which branches off after a storage element
(D'_1, \dots, D'_m) and which leads/lead to in each case one
input of the exclusive OR gate (415), the first storage
element (D'_1) being connected to the output of the
25 exclusive OR gate (415).

17. The electrical diagnostic circuit as claimed in
one of claims 1 to 16, characterized in that a
selection circuit, which is intended for controlling
30 the electrical diagnostic circuit (10 - 13, 15, 16), is
provided at the inputs (E_n) of the electrical
diagnostic circuit (10 - 13, 15, 16).

18. The electrical diagnostic circuit as claimed in
35 one of claims 1 to 17, which is integrated
monolithically on the integrated circuit (14) to be
tested and/or to be diagnosed.

19. A probe card for testing integrated circuits, the

probe card having an electrical diagnostic circuit as claimed in one of claims 1 to 18.

20. A load board for receiving a probe card for
5 testing integrated circuits and/or with one or more test sockets for testing integrated circuits and/or for connecting a handler to a tester of integrated circuits, the load board having an electrical diagnostic circuit as claimed in one of claims 1 to 18.

10

21. A tester with measuring sensors, particularly for currents and voltages and with instruments for generating digital signals or datastreams, the tester having an electrical diagnostic circuit as claimed in
15 one of claims 1 to 18.

22. A method for testing and/or for the diagnostic analysis of an integrated circuit, comprising the following steps:

20 a) providing an electrical diagnostic circuit (10 - 13, 15, 16) which has n external inputs (E_n) for receiving test data of n parallel datastreams of an integrated circuit (14) to be tested and/or to be diagnosed and which is capable of generating
25 signatures from the received test data (u, t, s, r), the test data (u, t, s, r) present at the n external inputs (E_n) selectively being included or not included in the generation of the signatures,

30 b) connecting the electrical diagnostic circuit (10 - 13, 15, 16) to the integrated circuit (14) to be tested and/or to be diagnosed, in such a manner that the n inputs (E_n) of the electrical diagnostic circuit (10 - 13, 15, 16) are present at the n outputs (A_n) of the integrated circuit (14),

35 c) controlling the switching units of the electrical diagnostic circuit (10 - 13, 15, 16) in such a manner that the test data (u, t, s, r) in each case present at the external inputs (E_n) are

included in the generation of the signatures,

5 d) detecting and processing the test data (u, t, s, r) of the integrated circuit (14) to be tested and/or to be diagnosed to form at least one signature in one or in more successive test runs through the electrical diagnostic circuit (10 - 13, 15, 16),

10 e) checking the signature for correctness by means of the test by comparing the signatures determined in the test with the correct signature stored in the tester or determined by the tester,

f) if at least one errored signature has been determined in step e), carrying out the following steps:

15 g) performing k successive test runs, wherein in each case only those data, present at the input E_i , of the n datastreams in the jth run are included in the compacting in the electrical diagnostic circuit (10 - 13, 15, 16) if the binary coefficient $a_{i,j}$ of the equations for determining the control points of a linear separable error-correcting code with n information points u_1, \dots, u_n and with k control points v_1, \dots, v_k is equal to one, the k control points v_1, \dots, v_k being determined by the k binary equations

20

25

$$v_1 = a_{1,1} u_1 \oplus \dots \oplus a_{1,n} u_n$$

.

.

.

30

$$v_1 = a_{k,1} u_1 \oplus \dots \oplus a_{k,n} u_n$$

from the n information points.

35 h) Determining the errored elements in the n datastreams, particularly the errored scan cells of the diagnosed integrated circuit (14) from the deviations of the observed output signatures output by the electrical diagnostic circuit (10 - 13, 15, 16) at its output (116, 326) in the

k test runs

[$y_1^b, y_2^b, y_3^b, \dots$]

5 from the corresponding correct output signatures

[$y_1^k, y_2^k, y_3^k, \dots$].

10 23. The method as claimed in claim 22, characterized in that the datastreams are data which are shifted out of the scan paths (SC_n) of an integrated circuit.

15 24. The method as claimed in claim 22 or 23, characterized in that the electrical diagnostic circuit (10 - 13, 15, 16) provided in step a) is an electrical diagnostic circuit (10 - 13, 15, 16) as claimed in one of claims 1 to 18.

20 25. The method as claimed in one of claims 22 to 24, characterized in that the electrical diagnostic circuit (10 - 13, 15, 16) provided in step a) is constructed on a probe card as claimed in claim 19, on a load board as claimed in claim 20 or on a tester as claimed in claim 21.

25

30 26. The method as claimed in one of claims 22 to 25, characterized in that in step c), the switching units are activated by means of a control signal (c_n) in such a manner that the input signals present at the internal inputs of the switching units are combined with the test data (u, t, s, r) in each case present at the external inputs (E_n) and that the combination values in each case determined from these combinations are forwarded to the internal inputs of the switching units 35 in each case arranged downstream.

27. The method as claimed in one of claims 22 to 26, characterized in that in method step d), all control signals $c_{i,j}$, $1 \leq i \leq k$, $1 \leq j \leq n$ of the multiplexers

(MUX₁, ..., MUX_n) are selected to be one.

28. The method as claimed in one of claims 22 to 27, characterized in that, if the electrical diagnostic circuit (10 - 13, 15, 16) has a feedback unit (115; 125; 214; 314), it is activated before step c) in such a manner that it does not feed back.

29. The method as claimed in one of claims 22 to 27, characterized in that, if the electrical diagnostic circuit (10 - 13, 15, 16) has a feedback unit (115; 125; 214; 314), it is activated before step c) in such a manner that it does not feed back.

15 30. The method as claimed in one of claims 22 to 29, characterized in that the method step g) is carried out as follows:

carrying out k successive test runs, wherein a control point (v_k) is determined with each run in accordance 20 with the following rule from the information points (u_n) until all control points (v_k) have been determined,

$$v_1 = a_{1,1}u_1 \oplus \dots \oplus a_{1,n}u_n$$

.

25

.

.

$$v_k = a_{k,1}u_1 \oplus \dots \oplus a_{k,n}u_n$$

wherein the coefficients a_{i,j} with 1 ≤ i ≤ k, 1 ≤ j ≤ n 30 assume the values zero or one, the switching units of the electrical diagnostic circuit (10 - 13, 15, 16) being controlled in such a manner that the test data (u, t, s, r) present at the jth external input (E_j) in the ith run are only subjected to a combination in the 35 switching units if the control signal c_{i,j}, with 1 ≤ i ≤ k, 1 ≤ j ≤ n, assumes the value one, whereby the control signal c_{i,j} assumes the value zero if the associated coefficient a_{i,j} assumes the value zero or if an indeterminate value in the datastream is to be

blanked out.

31. The method as claimed in one of claims 22 to 29,
characterized in that the value of the control signal
5 present at the first input (124) of the AND gate (125)
assumes the value zero if an indeterminate value is
present at the output of the upstream storage element
 D_n , and thus at its second input.

10 32. The method as claimed in one of claims 22 to 31,
characterized in that method step g) is carried out as
follows: carrying out k successive test runs by the
switching units of the electrical diagnostic circuit
(10 - 13, 15, 16) being controlled in accordance with
15 the binary coefficients $a_{i,j}$ of the equations for
determining the control points v_1, \dots, v_k of a linear
separable error-correcting code with n information
points u_1, \dots, u_n and with k control points
 v_1, \dots, v_k , in such a manner that the test data (u, t,
20 s, r) present at the jth external input (E_j) in the ith
run are only subjected to a combination in the
switching units of the electrical diagnostic circuit
(10 - 13, 15, 16) when the binary control signal $c_{i,j}$,
with $1 \leq i \leq k$, $1 \leq j \leq n$, assumes the value one,
25 whereby the control signal $c_{i,j}$ assumes the value zero
when the associated coefficient $a_{i,j}$ in the linear
equations for determining the k control points of the
error-detecting code assumes the value zero or when an
indeterminate value in the datastream is to be blanked
30 out, the k control points v_1, \dots, v_k being determined
from the k binary equations

$$v_1 = a_{1,1}u_1 \oplus \dots \oplus a_{1,n}u_n$$

.

35 .

.

$$v_k = a_{k,1}u_1 \oplus \dots \oplus a_{k,n}u_n$$

from the n information points.

33. The method as claimed in one of claims 22 to 32, characterized in that the multiplexers (MUX_n) of the switching units are controlled by the control signals 5 (c_n).

34. The method as claimed in one of claims 22 to 33, characterized in that a selection circuit which controls the input into the electrical diagnostic 10 circuit (10 - 13, 15, 16) is provided between the outputs (A_n) of the integrated circuit (14) and the inputs (E_n) of the electrical diagnostic circuit (10 - 13, 15, 16).

15 35. Using the method as claimed in one of claims 22 to 34 for testing and/or for the diagnostic analysis of printed board assemblies or of circuit boards.

20 36. A computer program for carrying out a method for testing an integrated circuit, which is constructed in such a manner that the method steps c) to h) according to one of claims 22 to 34 can be executed.

25 37. The computer program as claimed in claim 36 which is contained on a storage medium, particularly in a computer memory or in a random access memory.

30 38. The computer program as claimed in claim 36 which is transmitted on an electrical carrier signal.

39. A data carrier comprising a computer program as claimed in claim 36.

35 40. A method in which a computer program as claimed in claim 36 is downloaded from an electronic data network such as, for example, from the Internet to a computer connected to the data network.